

[illegible]

a first delay portion driven by a first driving voltage,
for receiving a clock signal, delaying the clock signal by
a first delay time, and outputting the delayed clock signal;
and

the voltage supplying portion comprises:

a determining portion for determining whether the second delay time is within a predetermined range; and

the first delay portion comprises:

a selector for selecting a predetermined pattern in

a delay circuit for delaying the clock signal by a delay amount corresponding to the predetermined pattern selected by the selector.

the signal interpolation circuit further comprising:
a control section for controlling the propagation
speed.

6. A signal interpolation circuit according to claim 4, wherein the control section controls speeds of input and output signals into and from each of the plurality of elements.

7. A signal interpolation circuit according to claim 4, wherein the control section adjusts propagation speeds of input and output signals into and from each of the plurality of elements in accordance with the phase difference of the pair of input signals.

Claims
45-5
for
708/801 +
Main
2124
3/17/04

[illegible]

8. A signal interpolation circuit according to claim 4, wherein the control section adjusts propagation speeds of input and output signals into and from each of the plurality of elements in accordance with a change in the phase difference of the pair of input signals.

[illegible]